

8

$$B1_{M_N} = 4^N B1_{M_N} - \sum_{n=0}^{N-1} 4^n$$

9

$$B2_{M_N} = \sum_{n=0}^N 4^n$$

10 ; and

11 in a fourth row a third break point B3 of a third incrementation sequence is  
12 determined by the relationship

13

$$B3_{M_N} = 2 \times 4^N + 2$$

14 wherein  $M_N$  represents the memory of an Nth stage of said FFT processor.

1 8. The receiver according to claim 1, further comprising channel estimation and  
2 correction circuitry comprising:

3 pilot location circuitry receiving a transformed digital signal representing a frame  
4 from said FFT processor for locating pilot carriers therein, wherein said pilot carriers are  
5 spaced apart in a carrier spectrum of said transformed digital signal at intervals K and  
6 have predetermined magnitudes; said pilot location circuitry comprising:

7 a first circuit for computing an order of carriers in said transformed digital signal  
8 modulo K;

9 K accumulators coupled to said second circuit for accumulating magnitudes of  
10 said carriers in said transformed digital signal, said accumulated magnitudes defining  
11 a set; and

12 a correlation circuit for correlating K sets of accumulated magnitude values with  
13 said predetermined magnitudes, wherein a first member having a position calculated  
14 modulo K in each of said K sets is uniquely offset from a start position of said frame.

1 9. The receiver according to claim 8, wherein said pilot location circuitry further  
2 comprises a bit reversal circuit for reversing a bit order of said transformed digital signal.

1 10. The receiver according to claim 7, wherein said magnitudes of said carriers  
2 and said predetermined magnitudes are amplitudes.

1 11. The receiver according to claim 7, wherein said magnitudes of said carriers  
2 and said predetermined magnitudes are absolute values.

1           12. The receiver according to claim 7, wherein said correlation circuitry further  
2 comprises a peak tracking circuit for determining a spacing between a first peak and a  
3 second peak of said K sets of accumulated magnitudes.

1           13. The receiver according to claim 7, wherein said channel estimation and  
2 correction circuitry further comprises:  
3           an interpolating filter for estimating a channel response between said pilot  
4 carriers; and  
5           a multiplication circuit for multiplying data carriers output by said FFT processor  
6 with a correction coefficient produced by said interpolating filter.

1           14. The receiver according to claim 7, wherein said channel estimation and  
2 correction circuitry further comprises  
3           a phase extraction circuit accepting a data stream of phase-uncorrected I and Q  
4 data from said FFT processor, and producing a signal representative of a phase angle  
5 of said uncorrected data, said phase extraction circuit including an accumulator for  
6 accumulating the phase angles of succeeding phase-uncorrected I and Q data.

1           15. The receiver according to claim 14, said channel estimation and correction  
2 circuitry further comprises:  
3           an automatic frequency control circuit coupled to said phase extraction circuit  
4 and said accumulator, comprising;  
5           a memory for storing an accumulated common phase error of a first symbol  
6 carried in said phase-uncorrected I and Q data;  
7           wherein said accumulator is coupled to said memory and accumulates a  
8 difference between a common phase error of a plurality of pilot carriers in a second  
9 symbol and a common phase error of corresponding pilot carriers in said first symbol;  
10          an output of said accumulator being coupled to said I/Q demodulator.

1           16. The receiver according to claim 15, wherein said coupled output of said  
2 accumulator is enabled in said I/Q demodulator only during reception of a guard interval  
3 therein.

1           17. The receiver according to claim 14, said channel estimation and correction  
2 circuitry further comprises an automatic sampling rate control circuit coupled to said  
3 phase extraction circuit, comprising:

4 a memory for storing accumulated phase errors of pilot carriers in a first symbol  
5 carried in said phase-uncorrected I and Q data;

6 wherein said accumulator is coupled to said memory and accumulates  
7 differences between phase errors of pilot carriers in a second symbol and phase errors  
8 of corresponding pilot carriers in said first symbol to define a plurality of accumulated  
9 intersymbol carrier phase error differentials, a phase slope being defined by a difference  
10 between a first accumulated intersymbol carrier phase differential and a second  
11 accumulated intersymbol carrier phase differential;

12 an output of said accumulator being coupled to said I/Q demodulator.

1 18. The receiver according to claim 17, wherein said sampling rate control circuit  
2 stores a plurality of accumulated intersymbol carrier phase error differentials and  
3 computes a line of best fit therebetween.

1 19. The receiver according to claim 17, wherein said coupled output signal of said  
2 accumulator is enabled in said resampling circuit only during reception of a guard  
3 interval therein.

1 20. The receiver according to claim 17, wherein a common memory for storing  
2 output of said phase extraction circuit is coupled to said automatic frequency control  
3 circuit and to said automatic sampling rate control circuit.

1 21. The receiver according to claim 14, wherein said phase extraction circuit  
2 further comprises:

3 a pipelined circuit for iteratively computing the arctangent of an angle of rotation  
4 according to the series

$$\tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \frac{x^9}{9} - \dots, \quad |x| < 1$$

6 wherein x is a ratio of said phase-uncorrected I and Q data.

1 22. The receiver according to claim 21, wherein said pipelined circuit comprises:

2 a constant coefficient multiplier; and

3 a multiplexer for selecting one of a plurality of constant coefficients of said series,  
4 an output of said multiplexer being connected to an input of said constant coefficient  
5 multiplier.

1           23. The receiver according to claim 21, wherein said pipelined circuit comprises:  
2           a multiplier;  
3           a first memory for storing the quantity  $x^2$ , said first memory being coupled to a  
4 first input of said multiplier;  
5           a second memory for holding an output of said multiplier; and  
6           a feedback connection between said second memory and a second input of said  
7 multiplier.

1           24. The receiver according to claim 21, wherein said pipelined circuit further  
2 comprises:  
3           a third memory for storing a value of said series;  
4           a control circuit, coupled to said third memory, wherein said pipeline circuit  
5 computes N terms of said series, and said pipeline circuit computes N+1 terms of said  
6 series, wherein N is an integer;  
7           an averaging circuit coupled to said third memory for computing an average of  
8 said N terms and said N+1 terms of said series.

1           25. The receiver according to claim 1, wherein data transmitted in a pilot carrier  
2 of said multicarrier signal is BCH encoded according to a code generator polynomial  
3  $h(x)$ , further comprising:  
4           a demodulator operative on said BCH encoded data;  
5           an iterative pipelined BCH decoding circuit, comprising:  
6                a circuit coupled to said demodulator for forming a Galois Field of said  
7 polynomial, and calculating a plurality of syndromes therewith;  
8                a plurality of storage registers, each said storage register storing a  
9 respective one of said syndromes;  
10              a plurality of feedback shift registers, each said feedback shift register  
11 accepting data from a respective one of said storage registers and having an  
12 output;  
13              a plurality of Galois field multipliers, each said multiplier being connected  
14 in a feedback loop across a respective one of said feedback shift registers and  
15 multiplying the output of its associated feedback shift register by an alpha value  
16 of said Galois Field;  
17              an output Galois field multiplier for multiplying said outputs of two of said  
18 feedback shift registers;

19 an error detection circuit connected to said feedback shift registers and  
20 said output Galois field multiplier, wherein an output signal of said error detection  
21 circuit indicates an error in a current bit of data; and  
22 a feedback line enabled by said error detection circuit and connected to  
23 said storage registers, wherein outputs of said feedback shift registers are written  
24 into said storage registers.

1 26. The receiver according to claim 25, wherein said output Galois field multiplier  
2 comprises:  
3 a first register initially storing a first multiplicand A;  
4 a constant coefficient multiplier connected to said register for multiplication by a  
5 value  $\alpha$ , an output of said constant coefficient multiplier being connected to said first  
6 register to define a first feedback loop, whereby in a kth cycle of clocked operation said  
7 first register contains a Galois field product  $A\alpha^k$ ;  
8 a second register for storing a second multiplicand B;  
9 an AND gate connected to said second register and to said output of said  
10 constant coefficient multiplier;  
11 an adder having a first input connected to an output of said AND gate;  
12 an accumulator connected to a second input of said adder; wherein an output of  
13 said adder is connected to said accumulator to define a second feedback loop;  
14 whereby a Galois field product AB is output by said adder.

1 27. A method for estimation of a frequency response of a channel, comprising the  
2 steps of:  
3 receiving from a channel a multicarrier signal having a plurality of data carriers  
4 and scattered pilot carriers, said scattered pilot carriers being spaced apart at a first  
5 interval N and being transmitted at a power that differs from a transmitted power of said  
6 data carriers;  
7 converting said multicarrier signal to a digital representation thereof;  
8 performing a Fourier transform on said digital representation of said multicarrier  
9 signal to generate a transformed digital signal;  
10 reversing a bit order of said transformed digital signal to generate a bit-order  
11 reversed signal;  
12 cyclically accumulating magnitudes of carriers in said bit-order reversed signal  
13 in N accumulators;  
14 correlating said accumulated magnitudes with said power of said scattered pilot  
15 carriers;

16 responsive to said step of correlating, generating a synchronizing signal that  
17 identifies a carrier of said multicarrier signal.

1 28. The method according to claim 27, wherein said step of accumulating  
2 magnitudes comprises the steps of:  
3 adding absolute values of a real component of said bit-order reversed signal to  
4 respective absolute values of imaginary components thereof to generate sums;  
5 respectively storing said sums in said accumulators.

1 29. The method according to claim 27, wherein said step of correlating said  
2 accumulated magnitudes further comprises the step of:  
3 identifying a first accumulator having a highest value stored therein representing  
4 a first carrier position.

1 30. The method according to claim 29, wherein said step of correlating said  
2 accumulated magnitudes further comprises the steps of:  
3 identifying a second accumulator having a second highest value stored therein  
4 representing a second carrier position; and  
5 determining an interval between said first carrier position and said second carrier  
6 position.

1 31. The method according to claim 27, further comprising the steps of:  
2 comparing a position of a carrier of a first symbol in said bit-order reversed signal  
3 with a position of a carrier of a second symbol therein.

1 32. The method according to claim 27, further comprising the steps of:  
2 interpolating between pilot carriers to determine correction factors for respective  
3 intermediate data carriers disposed therebetween; and  
4 respectively adjusting magnitudes of said intermediate data carriers according  
5 to said correction factors.

1 33. The method according to claim 27, further comprising the steps of:  
2 determining a mean phase difference between corresponding pilot carriers of  
3 successive symbols being transmitted in said transformed digital signal; and  
4 generating a first control signal responsive to said mean phase difference; and  
5 responsive to said first control signal adjusting a frequency of reception of said  
6 multicarrier signal.

7           34. The method according to claim 33, further comprising the steps of:  
8           determining a first phase difference between a first data carrier of a first symbol  
9           in said transmitted data carrier and said first data carrier of a second symbol therein;  
10          determining a second phase difference between a second data carrier of said first  
11          symbol and said second data carrier of said second symbol; and  
12          determining a difference between said first phase difference and said second  
13          phase difference to define a phase slope between said first data carrier and said second  
14          data carrier;  
15          generating a second control signal responsive to said phase slope; and  
16          responsive to said second control signal adjusting a sampling frequency of said  
17          multicarrier signal.

18          35. The method according to claim 34, wherein said step of determining a  
19          difference between said first phase difference and said second phase difference  
20          comprises computing a line of best fit.







FIG. 2






**FIG. 3**




x IDEAL CONSTELLATION SAMPLES

⊗ PERTURBED SAMPLES

**FIG. 5**



4/48








FIG.7

6/48




**FIG. 8**




**FIG.9**

$$y/2 = \frac{\sum_{i=0}^{N-1} |S_{i-j}|}{\sum_{i=0}^{N-1} |S_{i-n-j}|}$$





**FIG. 10**

9/48





10/48

FIG. 12FIG. 13

11/48





FIG. 14



**FIG.15**

13/48









FIG. 16




15/48

FIG.19FIG.20

16/48


**FIG.21**

17/48



**FIG.22**




18/48



19/48

**FIG. 24****FIG. 25**

Prior Art

**FIG. 26**

Prior Art





FIG. 27A

FIG. 27A

FIG. 27B

FIG. 27



**FIG. 27B**

FIG.28A
FIG.28B





**FIG.28****FIG.28A**

FIG. 28B











26/48

FIG.30FIG.31

330-

$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$
$w^0$	$w^2$	$w^4$	$w^6$	$w^8$	$w^{10}$	$w^{12}$	$w^{14}$	$w^{16}$	$w^{18}$	$w^{20}$	$w^{22}$	$w^{24}$	$w^{26}$	$w^{28}$	$w^{30}$	$w^{32}$	$w^{34}$	$w^{36}$	$w^{38}$
$w^0$	$w^1$	$w^2$	$w^3$	$w^4$	$w^5$	$w^6$	$w^7$	$w^8$	$w^9$	$w^{10}$	$w^{11}$	$w^{12}$	$w^{13}$	$w^{14}$	$w^{15}$	$w^{16}$	$w^{17}$	$w^{18}$	$w^{19}$
$w^0$	$w^3$	$w^6$	$w^9$	$w^{12}$	$w^{15}$	$w^{18}$	$w^{21}$	$w^{24}$	$w^{27}$	$w^{30}$	$w^{33}$	$w^{36}$	$w^{39}$	$w^{42}$	$w^{45}$	$w^{48}$	$w^{51}$	$w^{54}$	$w^{57}$

$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$	$w^0$
$w^{64}$	$w^{66}$	$w^{68}$	$w^{70}$	$w^{72}$	$w^{74}$	$w^{76}$	$w^{78}$	$w^{80}$	$w^{82}$	$w^{84}$	$w^{86}$	$w^{88}$	$w^{90}$	$w^{92}$	$w^{94}$	$w^{96}$	$w^{99}$	$w^{102}$	$w^{105}$
$w^{32}$	$w^{33}$	$w^{34}$	$w^{35}$	$w^{36}$	$w^{37}$	$w^{38}$	$w^{39}$	$w^{40}$	$w^{41}$	$w^{42}$	$w^{43}$	$w^{44}$	$w^{45}$	$w^{46}$	$w^{47}$	$w^{49}$	$w^{50}$	$w^{51}$	$w^{52}$
$w^{96}$	$w^{99}$	$w^{102}$	$w^{105}$	$w^{108}$	$w^{111}$	$w^{114}$	$w^{117}$	$w^{120}$	$w^{123}$	$w^{126}$	$w^{129}$	$w^{132}$	$w^{135}$	$w^{138}$	$w^{141}$	$w^{144}$	$w^{147}$	$w^{150}$	$w^{153}$

[illegible][illegible]

FIG. 32A


**FIG. 32**

**FIG. 32A**

[illegible]

**FIG. 32B**

29/48



**FIG.33A**

[illegible]




FIG. 34

32/48






FIG. 35


33/48

**FIG.36**



**FIG.37**

35/48

**FIG.38**

36/48







FIG. 39

37/48

FIG. 40FIG. 41

38/48

**FIG.42**





FIG. 43


40/48



**FIG. 44**


41/48  
TAYLOR EXPANSION TO 32 TERMS

FIG.45





TAYLOR EXPANSION TO 31 TERMS

FIG.46






42/48

FIG.47FIG.48



43/48





CP=#SCATTERED PILOTS (45)  
PI=22/7  
ACC.=ACCUMULATION OF SP SAMPLES  
Tt=SYMBOL PERIOD (DEPENDS ON GUARD)  
m=4(SYMBOLS BEFORE SP "PHASE" REPEATS)

**FIG.49**

44/48

**FIG.50****FIG.51**

45/48

FIG. 52FIG. 53




FIG.54





FIG.55

47/48

**FIG.56**

48/48




FIG. 57








## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>H04L 27/26, G06F 17/14, H04L 1/00</b>		A3	(11) International Publication Number: <b>WO 98/19410</b>
			(43) International Publication Date: 7 May 1998 (07.05.98)
(21) International Application Number: PCT/US97/18911		(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 22 October 1997 (22.10.97)			
(30) Priority Data: 9622728.5 31 October 1996 (31.10.96) GB 9720550.4 26 September 1997 (26.09.97) GB			
(71) Applicant: DISCOVISION ASSOCIATES [US/US]; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).			
(72) Inventors: ALAM, Dawood; 15 Westbury Park, Durdham Down, Bristol BS6 7JA (GB). COLLINS, Matthew, James; Flat 1, 4 New King Street, Bath BA1 2BN (GB). DAVIES, David, Huw; 6 Glen Brook, Glen Drive, Stoke Bishop, Bristol BS9 1SB (GB). KEEVILL, Peter, Anthony; 7 Junction Road, Oldfield Park, Bath BA2 3NQ (GB). NOLAN, John, Matthew; 19 The Firs, Combe Down, Bath, Somerset BA2 5ED (GB). FOXCROFT, Thomas; 52B Pembroke Road, Clifton, Bristol BS8 3DT (GB). PARKER, Jonathan; 66 Third Avenue, Oldfield Park, Bath BA2 3NZ (GB).		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(74) Agent: BICKEL, Arthur, S.; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).		(88) Date of publication of the international search report: 27 August 1998 (27.08.98)	

(54) Title: SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING



## (57) Abstract

The invention provides a single chip implementation of a digital receiver for multicarrier signals that are transmitted by orthogonal frequency division multiplexing. Improved channel estimation and correction circuitry are provided. The receiver has highly accurate sampling rate control and frequency control circuitry. BCH decoding of tps data carriers is achieved with minimal resources with an arrangement that includes a small Galois field multiplier. An improved FFT window synchronization circuit is coupled to the resampling circuit for locating the boundary of the guard interval transmitted with the active frame of the signal. A real-time pipelined FFT processor is operationally associated with the FFT window synchronization circuit and operates with reduced memory requirements.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## INTERNATIONAL SEARCH REPORT

Inter. nal Application No

PCT/US 97/18911

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H04L27/26 G06F17/14 H04L1/00

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 730 357 A (TELIA AB) 4 September 1996 see abstract see figure 1 see figure 10	1,4
A	---	2
Y	US 4 300 229 A (HIROSAKI BOTARO) 10 November 1981 see abstract see column 15, line 15 - line 32; figure 4 see column 39, line 59 - line 60	1,4
A	---	
A	EP 0 653 858 A (TOKYO SHIBAURA ELECTRIC CO) 17 May 1995 see abstract see figure 5	1,2
	---	
	-/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*Z\* document member of the same patent family

Date of the actual completion of the international search

5 March 1998

Date of mailing of the international search report

07.07.98

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Koukourlis, S

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 97/18911

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WIRELESS PERSONAL COMMUNICATIONS, vol. 2, no. 4, 1 January 1996, pages 321-334, XP000589621 WYATT-MILLINGTON W ET AL: "A PIPELINED IMPLEMENTATION OF THE WINOGRAD FFT FOR SATELLITE ON-BOARD MULTI-CARRIER DEMODULATION" see page 321, paragraph 2 - paragraph 3 ---	1
A	WO 95 03656 A (TELIA AB ; ISAKSSON MIKAEL (SE); ENGSTROEM BO (SE)) 2 February 1995 see abstract see page 7, line 15 - line 20 see figure 4 ---	1
A	WO 96 24989 A (ADC TELECOMMUNICATIONS INC) 15 August 1996 see page 61, line 26 - page 62, line 6 see page 84, line 4 - page 85, line 9 see figures 11,27 ---	1
A	EP 0 722 235 A (MATSUSHITA ELECTRIC IND CO LTD) 17 July 1996 see figure 2 ---	1
A	EP 0 689 314 A (NOKIA TECHNOLOGY GMBH) 27 December 1995 see figure 2 -----	1

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 97/ 18911

## Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1-4: Receiver for multicarrier signals comprising FFT synchronisation circuit for locating a boundary of the guard interval;  
5-7,10-24: functions performed by the FFT processor;  
8,9,27-35: channel estimation and correction  
25,26: BCH decoder

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

1 - 4

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

# INTERNATIONAL SEARCH REPORT

information on patent family members

International Application No

PCT/US 97/18911

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0730357 A	04-09-96	NO 960759 A	02-09-96
		SE 9500743 A	02-09-96
-----			
US 4300229 A	10-11-81	JP 1496399 C	16-05-89
		JP 55112054 A	29-08-80
		JP 63046619 B	16-09-88
		JP 1496400 C	16-05-89
		JP 55112055 A	29-08-80
		JP 63046620 B	16-09-88
		JP 1496401 C	16-05-89
		JP 55112056 A	29-08-80
		JP 63046621 B	16-09-88
		JP 1478950 C	10-02-89
		JP 56093449 A	29-07-81
		JP 63026575 B	30-05-88
		AU 527333 B	24-02-83
		AU 5563480 A	28-08-80
		CA 1134519 A	26-10-82
-----			
EP 0653858 A	17-05-95	JP 7143097 A	02-06-95
		CA 2135970 A	17-05-95
		US 5602835 A	11-02-97
-----			
WO 9503656 A	02-02-95	SE 500986 C	17-10-94
		EP 0712555 A	22-05-96
		SE 9302453 A	17-10-94
		US 5652772 A	29-07-97
-----			
WO 9624989 A	15-08-96	AU 4915896 A	27-08-96
		AU 4916296 A	27-08-96
		BR 9607031 A	04-11-97
		CA 2211117 A	15-08-96
		CA 2211803 A	15-08-96
		CZ 9702487 A	17-12-97
		EP 0809898 A	03-12-97
		EP 0808534 A	26-11-97
		FI 973134 A	06-10-97
		WO 9624995 A	15-08-96
-----			
EP 0722235 A	17-07-96	CA 2166599 A	11-07-96

INT

## SEARCH REPORT

patent family members

International Application No

PCT/US 97/18911

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0722235 A		JP 8251135 A	27-09-96
EP 0689314 A	27-12-95	FI 942876 A	17-12-95

**THIS PAGE BLANK (USPTO)**